




rst	1	
clk	0	<i>zajemi</i>
PC	00	1 03
		8 03
ADR	00	4 03
		005

LDA 03




005




rst	0	LDA 03
clk	2	<i>izvedi</i>
PC	01	1 03
		8 03
ADR	01	4 01
		005

ADD 03




rst	0		ADD 03
clk	3	<i>zajemi</i>	
PC	01+1		1 03
ADR	03		8 03
			4 01
			005

005




rst	0	ADD 03
clk	4	<i>izvedi</i>
PC	02	1 03
	↓	8 03
ADR	02	4 01
		005

JMP 01




rst	0	JMP 01
clk	5 <i>zajemi</i>	
PC	02+1	1 03
ADR	01	8 03
		4 01
		005

ADD 03




rst	0	ADD 03
clk	6	<i>zajemi</i>
PC	01+1	1 03
ADR	03	8 03
		4 01
		005

005




rst	0	ADD 03
clk	7	izvedi
PC	02	1 03
	↓	8 03
ADR	02	4 01
		005

JMP 01



rst	0	JMP 01
clk	5 <i>zajemi</i>	
PC	02+1	1 03
ADR	01	8 03
		4 01
		005



Zbirnik in simulator CPU

oznaka vrstice

ukaz (mnemonik)

oz: lda a ← **simbolična oznaka**
 add a (spremenljivka)
 jmp oz

a db 5 ← **direktiva**
 (določi spremenljivko)

Prevedena zbirniška koda:

```
0=> lda & x"03",  
1=> add & x"03",  
2=> jmp & x"01",  
3=> x"005"
```