Uvod v Vitis

projekt, prevajanje, razhroščevanje

<u>aplikacija</u>

Andrej Trost Laboratorij za načrtovanje integriranih vezij



Vitis: razvoj SW za SoC

perspektiva



Izvozi opis HW iz orodja Vivado



Vitis IDE

🝌 lab1 - [C:/proj/andrej/lab1.xpr] - Vivado 2023.1 Naredi novo mapo znotraj projekta, npr. lab1.sw File Edit Tools Reports Window Layout View Help Flow -Floorplanning Flow Navigator I/O Planning 3. PROJECT MANAGER Timing Power Constraints Advisor.. Settings Select Workspace Directory × Schematic F4 Add Sources Show Connectivity 🚞 « proj > andrej Q \leftarrow C Search andrej \sim Language Templ 2. Show Hierarchy F6 IP Catalog Organize 🔻 New folder ≡ -Edit Device Properties... Vitis IDE Launcher Х Name Date modi... Type Size 💼 erk2024 ✓ IP INTEGRATOR Create and Package New IP ... 01/10/202... File folder 📒 lab1.gen Select a directory as workspace Create Block Des Create Interface Definition.. ab1.hw 01/10/202... File folder Vitis IDE uses the workspace directory to store its preferences and development artifacts. Enable Dynamic Function eXchange... Open Block Desig 🗸 📃 This PC 📒 lab1.ip_user_files 01/10/202... File folder Run Tcl Script.. Generate Block D Windows (C:) Workspace: C:\proj\andrej\lab1.sw ab1.runs 01/10/202... File folder \sim Browse... Ctrl+J Property Editor ab1.sim 🛲 Local Disk (E:) 01/10/202... File folder Associate ELF Files... > ✓ SIMULATION Generate Memory Configuration File... lab1.srcs 01/10/202... File folder Run Simulation 🐚 Network Use this as the default and do not ask again Compile Simulation Libraries... lab1.sw 01/10/202... File folder <u>Restore other Workspace</u> Y RTL AN **VSIS** Vivado Store... Run Linter Custom Commands Launch Cancel Folder: lab1.sw > Open Elaborated Launch Vitis IDE Select Folder Cancel Windows Security Do you want to allow public and private networks to access this app? New Vitis IDE Available! Х Windows Firewall has blocked some features of eclipse.exe on all A new Vitis GUI is now available within the new Vitis Unified IDE. Be the first to try the public and private networks. public preview of the new, modern GUI and provide your feedback to AMD. Do you 5. want to learn more? eclipse.exe

Don't show this again

<u>Y</u>es

<u>N</u>o

Publisher Unknown

Allow

Cancel

Show more

6.

Nov Vitis projekt: 1. korak - izbira platforme

A lab1.sw - Vitis IDE		× 🗖 New Ap	plication Project		_	
Eile Edit Search Vitis Project Window Help	Click Here! To preview the new Vitis Unified IDE	Platform Note: A pl customize	atform project will be generated auto d later.	omatically in workspace for the sele	ected XSA. It can be	
VITIS IDE PROJECT Create Application Project Create Platform Project Urget Library Project Import Project	PLATFORM RE Add Custom Platform Vit Vit	SOURCES Documentation Developer Boot Platfo	t a platform from repository 🕞 C vare Specification C:\proj\andrej\design_1_wrappo vck190 vmk180 zc702 zc706 zcu102 zcu106 zed C:\proj\andrej\design_1_wrappe Components nerate boot components m name: design_1_wrapper	Create a new platform from hards	Nare (XSA)	rowse
		?		< Back Next >	<u> </u>	Cancel

2., 3. in 4. korak izdelave projekta

New Application Project						×
Application Project Det Specify the application project	ails ct name and its system proje	ct prop	erties			•••
Application project name:	test					
System Project						
Create a new system pro	ject for the application or se	lect an	existing one from	the workspace	0	
Select a system proje	System project details					
+ Create new	System project name: test_system					
	Target processor					
	Select target processor for the Application project.					
	Processor	Asso	iated application	s		
	ps7_cortexa9_0 ps7_cortexa9 SMP	test				
Show all processors in the hardware specification 🖉 👔						
?	< <u>B</u> a	ck	<u>N</u> ext >	Einish	Can	cel

3. korak, Domain le potrdimo privzeto

4. korak, Templates izberemo Empty Application ali pa Hello World

New Application Project		_	×
Templates Select a template to create your project.			••
Available Templates:	Empty Application(C)		
Embedded software development templates	A blank C project.		
Empty Application (C++) Empty Application(C)			
Hello World			

Pregled nastavitev platforme



Opcija: nastavitev BSP (UART1 na MiniZed)



Hardware Specification: View processors, memory ranges and peripherals.

Določi uart

Board Support Package Settings

Board Support Package Settings

Control various settings of your Board Support Package.

	✓ Overview → standalone	Configuration for OS: standalone				
	✓ drivers	Name	Value	Default		
	ps/_cortexa9_0	clocking	false	false		
1 za stdin/stdout		enable_minimal_xlat_tbl	true	true		
		hypervisor_guest	false	false		
	lockstep_mode_debug	false	false			
		pmu_sleep_timer	false	false		
		sleep_timer	none	none		
	\rightarrow	stdin	ps7_uart_1	none		
	-	stdout	ps7_uart_1	none		
		ttc_select_cntr	2	2		

Prevajanje aplikacije



📮 Console 🙁 🏦 Problems 📓 Vitis Log 🕕 Guidance	-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0
Build Console [test, Debug]	
'Invoking: ARM v7 Print Size'	
arm-none-eabi-size test.elf tee "test.elf.size"	
text data bss dec hex filename	
19104 1144 22568 42816 a740 test.elf	
'Finished building: test.elf.size'	
	1
15:11:16 Build Finished (took 455ms)	
I	
	Build Project: (92%)

Prenos in zagon na razvojni plošči

MiniZed povezan na USB

- izberi aplikacijo
- Run As
 - 1. Launch Hardware

Razhroščevanje

- Debug As
 - 1. Launch Hardware
- Izvajanje po korakih
 - npr. Step Over (F6)

✓ ■ test_system [d ✓ ① test [stand > ☆ Binar > 圖 Inclu	design_1_wrapper] dalone_ps7_cortexa9_01 New Move To System Project	34 * 35 * >	helloworld.c: simple test application This application configures UART 1655 PS7 UART (Zyng) is not initialized by bootrom/bsp configures it to baud rat
V 🔁 src 🔋	Paste	Ctrl+V	
> 💽 he	🗙 Delete	Delete	UART TYPE BAUD RATE
> lılı pl > lili pl	🐑 Refresh	F5	
> 🔓 pl 🛓	Import Sources		uarthite Configurable only in HW
Isc	Export as Archive		ps7_uart 115200 (configured by b
Assistant 🖾	Build Project Clean Project		clude <stdio.h> clude "platform.h"</stdio.h>
🔄 design_1_w	Concerts Linker Covint		clude "xil_printf.h"
✓ test_system	C/C++ Build Settings		
🔬 Debu –	C/C++ build Settings		main /1
🍕 Relea	Team	>	
Contraction Contractic Con	Run As	>	1 Launch Hardware (Single Application Debug)

Razhroščevanje

🕽 lab1.sw - test/src/helloworld.c - Vitis IDE		– 🗆 X
<u>File Edit</u> Search Vitis <u>P</u> roject <u>W</u> indow <u>H</u> elp		
📑 🕶 🔚 🐚 🛞 🕶 🗞 🕶 🔅 🕶 🔕 🕶 🗁 🖾		🔍 🛛 📝 Design 💠 Debug
🖹 Explorer 🛛 📄 🔁 🕴 🖗	□ 🔏 test_system 🕺 test 🔂 helloworld.c 😒	🗖 🗖 📴 Outline 🛛 🗖 🗖
 design_1_wrapper export hw logs ps7_cortexa9_0 standalone_ps7_cortexa9_0 bsp resources platform.spr platform.tcl test_system [design_1_wrapper] test_system [design_1_wrapper] test [standalone_ps7_cortexa9_0] test [standalone_ps7_cortexa9_0] test [standalone_ps7_cortexa9_0] test src helloworld c 	<pre>38 * bootrom/bsp configures it to baud rate 115200 39 * 40 *</pre>	Image: Second state of the second state of
Assistant 🛛 🕞 🕞 🕸 🐔 🗅 🎄 🕴 🗖	<pre>55 init_platform(); 56 0 957 print("Hello World\n\r");</pre>	

Razhroščevanje



Za UART nastavi terminal



Izvajanje po korakih

🟹 lab1.sw - test/src/helloworld.c - Vitis IDE		– 🗆 X
<u>File Edit Run</u> Se <u>a</u> rch Vitis <u>P</u> roject <u>W</u> indow	v <u>H</u> elp	
🖻 • 🗐 🐚 🕲 • 🗞 • 🎋 • 🔘 • 🔗 •		🔍 🔍 📝 Design 🐇 Debug
🗱 Debug 🛛 📄 🦌 🖬 🖾 🖇 🗖 🗖	👗 test_system 🌿 test 🔄 helloworld.c 🔀 🗖 🗖	(x)= Var 🔀 💁 Br 👷 Ex 1000 Re 🗖 🗖
✓ [₹] _{TCF} Debugger_test-Default (Local)	35 *	# = 2 □ 1 1
✓ 2 APU	36 * This application configures UART 16550 to baud rate 9600.	Name Type Value
ARM Cortex-A9 MPCore #0 (Step Over)	38 * bootrom/bsp configures it to baud rate 115200	
= 0x0010037c main():/src/neilowond.c	39 *	
	40 *	
🥐 xc7z007s	41 * UART TYPE BAUD RATE 42 *	
	43 * uartns550 9600	
	44 * uartlite Configurable only in HW design	
	45 * ps7_uart 115200 (configured by bootrom/bsp)	-
	47	 ▲
	48 #include <stdio.h></stdio.h>	Memory 🕱 🗖 🗖
	49 #include "platform.h"	A 1010 1010 P 🛋 📑 🖼 🖬 🗸 8
	50 #include "Xil_printr.n"	
	52	<u> </u>
	53 [®] int main()	
	<pre>//54 { 55 init nlatform() ·</pre>	
	56	
()	<pre>print("Hello World\n\r");</pre>	
🔁 Explorer 🛛 🔲 Assistant 🛛 🗖	58 print("Successfully ran Hello World application\n\r"); 50 clearur platform();	
	60 return 0;	
✓ 🖕 design_1_wrapper		J. J.
> 🔁 export	🗏 Console 🔲 Vitis Se., 🙁 📭 Execut., 🗍 Debug., 🗐 Vitis Log 💽 Proble., 🖳 Debug.,	
> 🔁 hw		
> 🔁 logs	T (XSCT Process
standalone_ps7_cortexa9_0	Connected to: serial (COMTI, TIS200, 0, 8)	<pre>55: init_platform();</pre>
> 🗁 bsp	Connected to COM11 at 115200	xsct% Info: ARM Cortex-A9 MPCore
> 🔁 resources	Hello World	57: print("Hello World\n\r"); xsct% Info: ARM Cortex-A9 MPCore
platform.spr		58: print("Successfully ran H
<pre>v = test_system [design_1_wrapper]</pre>	4	▶ Xsct%
10 fevetion 7an enclehnets 1 thet	Send	Clear xsct%
		:

Nova izvorna datoteka

alab1.sw - design_1_wrapper/platform	m.spr - Vitis IDE
File Edit Search Vitis Project	Window Help
i 📩 ▾ 🔚 🕼 🕲 ▾ ≪ ▾ i ‡ኑ ▾	Create New File X
 Explorer ☆ Explorer ☆ ▲ § ✓ Gesign_1_wrapper > ⊕ export > ⊕ hw 	File Create a new file resource.
> 🔁 logs > 🔁 ps7_cortexa9_0 > 🔁 resources	Enter or select the parent folder: test/src
 > > zynq_fsbl > platform.spr > platform.tcl > = test_system [design_1_wrapper] > = test [standalone_ps7_cortexat > = Includes > > = src > = RFADMF.txt 	 ☆ ↔ ↔ > ﷺ design_1_wrapper ➢ RemoteSystemsTempFiles ✓ ﷺ test [standalone_ps7_cortexa9_0] > ﷺ _ide ▷ src 둘 test_system [design_1_wrapper]
Assistant 🔀	File name: test.c Advanced >>
Release Release Release Release	Pinish Cancel

New, File

Aplikacija – dostop do registrov PL

Funkcije za AXI_GPIO (komponenta v FPGA)

Funkcija za PS GPIO (enota ARM procesorja)

#include "xgpiops.h"

XGpioPs gpio_ps; inicializacija XGpioPs Config *XGPIO Config; int btn; XGPIO_Config = XGpioPs_LookupConfig(XPAR_PS7_GPI0_0_DEVICE ID); XGpioPs CfgInitialize(&gpio ps, XGPIO Config, XGPIO Config->BaseAddr); XGpioPs SetDirectionPin(&gpio ps, 0, 0); // button nastavi smer XGpioPs_SetDirectionPin(&gpio_ps, 52, 1); // red XGpioPs_SetDirectionPin(&gpio_ps, 53, 1); // green XGpioPs_SetOutputEnablePin(&gpio_ps, 52, 1); <---- omogočiizhode XGpioPs_SetOutputEnablePin(&gpio_ps, 53, 1); nastavi LED XGpioPs WritePin(&gpio ps, 52, 1); XGpioPs_WritePin(&gpio_ps, 53, 0); beri tipko btn = XGpioPs ReadPin(&gpio ps, 0);