

Uvod v Vitis

projekt, prevajanje, razhroščevanje
aplikacija

Andrej Trost

Laboratorij za načrtovanje integriranih vezij




Vitis: razvoj SW za SoC

platforma
(BSP knjiž.)


aplikacija

perspektiva




stanje opravila

Izvozi opis HW iz orodja Vivado




Vitis IDE

1.




Naredi novo mapo znotraj projekta, npr. lab1.sw


2.




4.




5.




6.



Nov Vitis projekt: 1. korak - izbira platforme




2., 3. in 4. korak izdelave projekta




3. korak, Domain le potrdimo privzeto

4. korak, Templates izberemo Empty Application ali pa Hello World



Pregled nastavitev platforme



Opcija: nastavitev BSP (UART1 na MiniZed)

The screenshot shows two application windows side-by-side:

- Application Project Settings (Left Window):** Shows project configuration details:
 - Project name: `test`
 - Platform: `design_1_wrapper`
 - Runtime: `cpp`
 - Domain: `standalone_ps7_cortexa9_0`
 - CPU: `ps7_cortexa9_0`
 - OS: `standalone`

Below the configuration is a link to [Hardware Specification](#).
- Board Support Package (Right Window):** Shows the board support package configuration:
 - Project name: `test`
 - Board Support Package: `design_1_wrapper`
 - Processor: `ps7_cortexa9_0`
 - Domain: `standalone_ps7_cortexa9_0`
 - Board Support Package: `Board Support Package`

Below the configuration is a link to [Board Support Package Settings](#).

Two red arrows point from the text "Določi uart_1 za stdin/stdout" at the bottom left to the "Board Support Package" section in the right window.

Two red arrows point from the "Board Support Package" section in the right window to the "Configuration for OS: standalone" table in the bottom right.

Določi uart_1 za stdin/stdout

Board Support Package

Board Support Package Settings



Configuration for OS: standalone

Name	Value	Default
clocking	false	false
enable_minimal_xlat_tbl	true	true
hypervisor_guest	false	false
lockstep_mode_debug	false	false
pmu_sleep_timer	false	false
sleep_timer	none	none
stdin	ps7_uart_1	none
stdout	ps7_uart_1	none
ttc_select_cntr	2	2

Prevajanje aplikacije

Okno Explorer

- izberi aplikacijo
- Build Project
- preveri rezultat v konzoli




Prenos in zagon na razvojni plošči

MinZed povezan na USB


- izberi aplikacijo
- Run As
 - 1. Launch Hardware

Razhroščevanje

- Debug As
 - 1. Launch Hardware
- Izvajanje po korakih
 - npr. Step Over (F6)



Razhroščevanje



lab1.sw - test/src/helloworld.c - Vitis IDE

File Edit Search Vitis Project Window Help

Explorer test helloworld.c

```
38 * bootrom/bsp configures it to baud rate 115200
39 *
40 *
41 * | UART TYPE BAUD RATE
42 *
43 * uartns550 9600
44 * uartlite Configurable only in HW design
45 * ps7_uart 115200 (configured by bootrom/bsp)
46 */
47
48 #include <stdio.h>
49 #include "platform.h"
50 #include "xil_printf.h"
51
52
53 int main()
54 {
55     init_platform();
56
57     print("Hello World\n\r");


```

Outline


- stdio.h
- platform.h
- xil_printf.h
- main() : int

klikni za breakpoint


Razhroščevanje



Za UART nastavi terminal




Izvajanje po korakih



Nova izvorna datoteka


New, File



Aplikacija – dostop do registrov PL

Dostop s kazalci:

```
int *xp=(int *)0x41200000;  
*xp=255;
```



Hardware Platform Specification

Design Information

Target FPGA Device: 7z007s
Part: xc7z007sclg225-1
Created With: Vivado 2023.1
Created On: Tue Oct 1 12:24:23 2024

Note: To view ip parameters, double-click on the cell containing ip name in any of the below tables.

Address Map for processor ps7_cortexa9[0-1]


Cell	Base Address	High Address	Slave Interface	Addr Range Type
ps7_intc_dist_0	0xf8f01000	0xf8f01ffff	-	register
ps7_scutimer_0	0xf8f00600	0xf8f0061f	-	register
ps7_dcr_0	0xf8000000	0xf8000ffff	-	register
axi_gpio_0	0x41200000	0x4120ffff	S_AXI	register
ps7_scuwdt_0	0xf8f00620	0xf8f006ff	-	register
ps7_l2cachec_0	0xf8f02000	0xf8f02ffff	-	register
ps7_scuc_0	0xf8f00000	0xf8f000fc	-	register

Funkcije za AXI_GPIO (komponenta v FPGA)

```
#include "xgpio.h"

XGpio gpio;
XGpio_Initialize(&gpio, XPAR_AXI_GPIO_0_DEVICE_ID);
XGpio_DiscreteWrite(&gpio, 1, 0);
```

kanal vrednost



Funkcija za PS GPIO (enota ARM procesorja)

```
#include "xgpiops.h"

XGpioPs gpio_ps;
XGpioPs_Config *XGPIO_Config;           inicializacija

int btn;

XGPIO_Config = XGpioPs_LookupConfig(XPAR_PS7_GPIO_0_DEVICE_ID);
XGpioPs_CfgInitialize(&gpio_ps, XGPIO_Config, XGPIO_Config->BaseAddr);

XGpioPs_SetDirectionPin(&gpio_ps, 0, 0); // button
XGpioPs_SetDirectionPin(&gpio_ps, 52, 1); // red      ← nastavi smer
XGpioPs_SetDirectionPin(&gpio_ps, 53, 1); // green
XGpioPs_SetOutputEnablePin(&gpio_ps, 52, 1); ← omogoči izhode
XGpioPs_SetOutputEnablePin(&gpio_ps, 53, 1);

XGpioPs_WritePin(&gpio_ps, 52, 1);       ← nastavi LED
XGpioPs_WritePin(&gpio_ps, 53, 0);

btn = XGpioPs_ReadPin(&gpio_ps, 0);     ← beri tipko
```