Sistem na čipu Zynq in Vivado

Vivado, VHDL model, simulacija, sinteza

blokovni načrt, priključki, prevajanje

Andrej Trost Laboratorij za načrtovanje integriranih vezij



AMD-Xilinx Zynq-7000S

MIO

Sistem na čipu (SoC)

- ARM Cortex-A9 in FPGA
- multipleksirane periferne enote (MIO)
- na FPGA povezani vmesniki AXI



Razvojne plošče

MiniZed



> XC7Z007S

Artix-7 + ARM Cortex-A9 14k LUT / 29k FF 66 DSP48 50 BRAM (36k) XADC

- DDR3, Flash, eMMC
- USB, Wi-Fi, BLE
- senzor gibanja, temp mikrofon

<u>Red Pitaya</u>



<u>ZedBoard</u>



XC7Z010

2xARM Cortex-A9

- 17k LUT / 35k FF
- 80 DSP48
- 60 BRAM
- AD/DA 125 Msps
- Linux
- XC7Z020
 2xARM Cortex-A9
 53k LUT / 106k FF
 220 DSP48
 140 BRAM

<u>Cora Z7-07S</u>



Namestitev Vivado 2023.1

Downloads							
		Licensing Help		NIC Software & Drivers	6	~	
Vivado (HW Developer)	Vitis (SW Developer)	Vitis Embedded Platforms	Power Design Manager	Alveo Packages	PetaLinux	Device Models	Documentation Navigator
Version							
2024.1	Vivado	ML Edition - 2023	1 Full Product Inst	allation			
2023.2	Importe	ant Information			Download Include	s Viva	do ML Edition
Vivado Archive	Vivado™	' ML 2023.1 is now availa	ble for download:	Download Type	Full	Product Installation	
ISE Archive	• Av	 Average QoR Improvement of 8% for Versal[™] Adaptive SoCs and 13% for 				May	17, 2023
CAE Vendor Libraries Archive	• Ext	raScale+ FPGAs using In tending multithreading su	telligent Design Runs pport for bitstream ger	Allowela	Issue	es	
	• En • Po froi	hancements in Report Qo wer Design Manager (PD m Vivado tool	R Assessment (RQA) M) now a part of Unifie	ed Installer – Separate	Documentation	Rele OS S Wha	ase Notes Support Update t's New in Vivado
	• Ad	ded support for Versal HE	M devices in Power L	Jesign Manager (PDM)	Support Forums	Insta	Illation and Licensing
	We strop and save	ngly recommend to use es significant disk space.	the web installers as it	t reduces download time			
	Please s	ee Installer Information	for details.				
		MD Unified Instal	ler for FPGAs (& Adaptive SoCs 20	23.1: Windows	Self Extractin	ng Web
	Insta	ller (EXE - 199.4)	7 MB)				
	MD5	SUM Value : 4c6	a1e5d5cf7c44d	c3f201c9056b6cf45			

https://www.xilinx.com/support/download.html

Select Product: o **Vitis**

AMD Unified Installer for FPGAs & Adaptive SoCs 2023.1 - Vitis Unified Software Platform
Customize your installation by (de)selecting items in the tree below. Moving o

The Vitis unified software platform enables the development of embedded so Versal ACAPs. It provides a unified programming model for accelerating Edge Design Suite as well. Users can add Vitis Model Composer which is a AMD too using AMD System Generator for DSP, you can continue development using V





Vivado 2023 - nov projekt



Vnesemo: ime projektne mape in lokacijo projekta (C:/proj/ime) Preskočimo dodajanje datotek in zahtev...

Nastavimo: Default Part (Boards, avnet.com, MiniZed)

🝌 New Project						×
Default Part Choose a default Xilinx part or beard for your project.						
Porto Pearde						× New Project Summary
Reset All Filters					Vivado ML Edition	A new RTL project named 'lab1' will be created.
Vendor: avnet.com Vendor: Name:	All Remaining			~		On source files or directories will be added. Use Add Sources to add them later.
Search: Q-	~					O constraints files will be added. Use Add Sources to add them later.
Display Name	Preview	Status	Vendor	File Version		The default part and product family for the new project: Default Board: MiniZed
MiniZed 💋		Θ	avnet.com	1.3		Default Part: xc7z007sclg225-1 Family: Zynq-7000 Package: clg225 Speed Grade: -1
PicoZed 7010 SOM + FMC Carrier V2		Ŧ	avnet.com	1.3		To create the project, click Finish
<					?	< Back Next > Einish Cancel
Refresh Catalog was last updated on 09/06/20)24 3:33:04 PM					
?			< <u>B</u> ack	<u>N</u> ext >	Einish	Cancel

Dodaj opis vezja (Add Sources, design sources)

🝌 lab1 - [C:/proj/andrej/lab1.xpr] - Vivado 2023.1			
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools	Rep <u>o</u> rts <u>W</u> indow La	ayout View Help Q- Quick Access	_	
	Χ 🕨 👬 🔅 Σ	<u>2</u> II X		
Flow Navigator 😤 🗧	PROJECT MANAG	iER - lab1		
✓ PROJECT MANAGER				
🌣 Settings	🔥 Add Sources		×	
Add Sources		Add Sources		
Language Templates		This guides you through the process of adding a	and creating sources for your project	
👎 IP Catalog	ML Edition			
Create Block Design		Add or create design sources		
Open Block Design		Add or create simulation sources		
Generate Block Design			Add Sources	×
✓ SIMULATION			Add or Create Design Sources Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your	
Run Simulation		< Back Next >	project. Create a new source file on disk and add it to your project.	
	\odot	- Dath		
Run Linter		Select an object to see properties		
> Open Elaborated Design				
			Copy sources into project	
			Add sources from subdirectories	
			Image: Second	ancel

VHDL model

🍌 Create Source File 🛛 🗙							
Create a new s project.	ource file and add it to you	"					
<u>F</u> ile type: F <u>i</u> le name:	• VHDL	 ✓ ✓ ✓ 					
Fil <u>e</u> location:	😜 <local project="" to=""></local>	~					
?	ОК	Cancel					

🍌 Define Module		×
Define a module and sp For each port specified: MSB and LSB values v Ports with blank name	ecify I/O Ports to add to your source file. vill be ignored unless its Bus column is checked. s will not be written.	4
Module Definition		
Module Definition <u>E</u> ntity name:	pwm	8
Module Definition Entity name: A <u>r</u> chitecture name:	pwm Behavioral	8

Port Name	Direc	tion	Bus	MSB	LSB			
clk	in	~		0	0			
code	in	~	<	7	0			
pulse	out	~		0	0			

Odpri izvorno kodo pwm.vhd

Vivado 2023.1		_	o x
Reports Window Layout View Help Q- Quick Access			Ready
< ▶ 💵 🌣 🗵 🚿 🖉 🔀	E Defa	ault Layout	~
? _ PROJECT MANAGER - lab1			? ×
Sources ? _ C C ×	Project Summary × pwm.vhd ×		? 🗆 🖸
Q ¥ \$ + ? ● 0 \$	C:/proj/andrej/lab1.srcs/sources_1/new/pwm.vhd Kje je datoteka?		×
Design Sources (1) Design Sources (1) Design Sources (1) Constraints Simulation Sources (1) Sim_1 (1) Utility Sources Hierarchy Libraries Compile Order Source File Properties Pwm.vhd Pwm.vhd Enabled Location: C:/proi/andrei/ab1 srcs/sources 1/pew	<pre>Q W ★ ★ X E ★ X // E Q 22 library IEEE; 23 use IEEE.STD_LOGIC_1164.ALL; 24 25 □ Uncomment the following library declaration if using 26 arithmetic functions with Signed or Unsigned values 27 use IEEE.NUMERIC_STD.ALL; 28 29 Uncomment the following library declaration if instantiating 30 any Xilinx leaf cells in this code. 31 library UNISIM; 32 □ use UNISIM.VComponents.all; 33 34 □ entity pwm is 35 Port (clk : in STD_LOGIC; 36 code : in STD_LOGIC (7 downto 0); 37</pre>		
Type: VHDL ···	<pre>38 end pwm; 39 left 40 end architecture Behavioral of pwm is</pre>		~
	ζ		>

Preverjanje sintakse med pisanjem kode

Project Summary × pwm.vhd * ×	2 🗆 🖓
C:/proj/andrej/lab1.srcs/sources_1/new/pwm.vhd	×
Q 🖬 🔸 🔶 X 🗉 🖬 X 🖊 🖩 Q	۵.
37 pulse : out STD_LOGIC);	~= 下
38 — end pwm;	
40 - architecture Behavioral of pwm is	
<pre>41 signal cnt : unsigned(7 downto 0) := (others => '0');</pre>	
42 begin	
43	
44 pulse <= '1' when cnt <unsigned(code) '0';<="" else="" td=""><td></td></unsigned(code)>	
45 ; 46 – pl. process (plk)	
$40 \bigcirc \text{pr. process (CIK)}$ 47 ' begin	
$48 \ominus$ if (clk'event and clk = 'l') then	
49 if cnt<254 then	
cnt <= cnt + '1 ;	
51 else	2
52 cnt <= (others => '0');	-
53 end if:	
54 end if;	
SSI-1 end process:	>

Analiza kode: Linter

✓ PROJECT MANAGER	pwm.vhd			2 D B X				
🔅 Settings	tite of the second seco							
Add Sources	C:/proj/andrej/lab1.srcs/source	C:/proj/andrej/lab1.srcs/sources_1/new/pwm.vhd ×						
Language Templates	Q ↓ ↓ ★ ↓ ★ ↓ ★ ↓	$\mathbf{Q} \mid \bigsqcup \mid \bigstar \mid \mid \mid \bigsqcup \mid \bigsqcup \mid \bigsqcup \mid \mid \bigsqcup \mid \bigsqcup \mid \bigcirc \mid \square \mid \square \mid \bigcirc \square \mid \square \mid \square \mid \bigcirc \square \mid \square \mid \square$						
👎 IP Catalog	32 use UNISIM.VCompo	32 use UNISIM.VComponents.all;						
✓ IP INTEGRATOR	34 0 entity pwm is 35 Port (clk : in	STD_LOGIC;						
Create Block Design	% 36 code:i ♀ 37 pulse:	36 code : in STD_LOGIC_VECTOR (7 downto 0); 37 pulse : out STD_LOGIC);						
Open Block Design		_						
Generate Block Design	40 - architecture Behavi	oral of pwm is	others => '0'):					
	42 begin 43							
Run Simulation	44pulse <= '1' when 45	cnt <unsigned(code)< td=""><td>else '0';</td><td></td></unsigned(code)<>	else '0';					
✓ RTL ANALYSIS	46 ⊖ pl: process (clk) 47 ¦ begin 48 ⊖ if (clk'event an	d clk = 'l') then						
🕨 🕨 Run Linter	49 🖯 if cnt<254 th	en						
> Open Elaborated Design	50 ; cnt <= cnt	+1;		>				
V SYNTHESIS	Tcl Console Messages I	Log Reports Desig	n Runs Linter ×	? _ 🗆 🗳				
Run Synthesis	🔍 蓔 🌲 🗹 Violai	tions (2) 🛛 🗹 Waived (D) Hide All					
> Open Synthesized Design	Rule ID RTL	Name RTL Hierarchy	Message Body	File Name				
	✓ ASSIGN							
✓ IMPLEMENTATION	V ASSIGN-9							
Run Implementation	ASSIGN-9#1 puls	e pwm	Found bit(s) not assgined for IO port 'pulse', first unassigned bit '0'	pwm.vhd : 37				
	V ASSIGN-10							
 Open Implemented Design 	ASSIGN-10#1 code	e pwm	Found bit(s) not read for IO port 'code', first unread bit '0'	pwm.vhd : 36				

Simulacija



Simulacija se avtomatsko izvede.

Če ni testne strukture, naredimo Restart

Run Help	Q-	Quick Access	~	<u>•</u> (с			
on - Fur Restar	t (Ctrl+	Shift+F5)						
_ 0	Ci i	Objects × P	rotocol In	st ? _	•	pwm.vhd × Um	titled 2 ×	(- 14
Block Type	^	Name	Value	Data Type	^			
VHDL Entity		🕌 clk	U	Logic		Name	Value	0.000 ns
		> 🗑 code[7:0]	UU	Array		li olk	- unuc	
		🔐 pulse	0	Logic				
		> 🕸 cnt[7:0]	00	Array		> @ code[7.0]	00	<u> </u>
						🗰 puise	0	
						> 🐨 cnt[7:0]	00	

Nastavi vhode: ura, Force Clock

SIMULATION - Behavioral Simulation - Functional - sim_1 - pwm Objects × Protocol Ins ? _ [] × Sources pwm.vhd × Untitled 1 Scope × Q 🔀 🗶 📲 Q, Ŧ ۲ ø Q, |**| | | | 1** 20 + Q, Ð, Ter 1 → [] - [] ø desni klik 0 ps Design Unit Blo Value Data Type \sim Name Name 🕌 clk pwm(Behavioral) Logic 🔳 pwm VH U Force Clock: /pwm/clk • 0 Value Name > 👿 code[7:0] UU Array 🕌 clk U Enter parameters below to force the signal to a 🕌 pulse U Logic constant value. Assignments made from within W code[7:0] UU > 😻 cnt[3:0] HDL code or any previously applied constant or 0 Array 🕌 pulse U clock force will be overridden. > 😻 cnt[3:0] 0 Signal name: /pwm/clk Hexadecimal Value radix: Leading edge value: 0 Trailing edge value: 1 Starting after time offset: Ons Cancel after time offset: Duty cycle (%): 10ns Period: > V < > <

 \sim

?

×

 \sim

ø

50 \$

Cancel

OK

X

Konstanten vhod



Izvedi simulacijo ♣ ★ ∑ ★ ♥ ★ ♥ ► ► ₅₀0 ₪ ► ▼ € ■ C

🔚 Default Layout

 \sim

? X

SIMULATION - Behavioral Simulation - Functional - sim Run for 500ns (Shift+F2)



Prikaz vrednosti (zoom, radix)

SIMULATION - Behavioral Simulation - Functional - sim_1 - pwm

zapri



RTL shema (Open Elaborated Design)



Sinteza vezja: Flow > Run Synthesis > View Reports

Flow Navigator 🗧 🚔 🗧 🚬	ROJECT MANAGER - lab1	?
✓ IP INTEGRATOR		
Create Block Design	pwm.vhd × Utilization - Synth Design - synth_1 × synthesis_report - synth_1 >	× ? 🗆 🖸
Open Block Design	C:/proj/andrej/lab1.srcs/sources_1/new/pwm.vhd	×
Generate Block Design	└	۵
✓ SIMULATION Run Simulation	<pre>26 arithmetic functions with Signed or Unsigned values 27 use IEEE.NUMERIC_STD.ALL; 28 29 Uncomment the following library declaration if instantiating 30 any Xilinx leaf cells in this code.</pre>	
✓ RTL ANALYSIS	31 library UNISIM;	
Run Linter	33 24 - optitu pum in	
✓ Open Elaborated Design	35 Port (clk : in STD LOGIC;	
🖄 Report Methodology	36 code : in STD_LOGIC_VECTOR (7 downto 0); 37 pulse : out STD_LOGIC);	
Report DRC	38 🔶 end pwm;	
🛃 Schematic	40 🖯 architecture Behavioral of pwm is	
Open Dataflow Design	<pre>41 signal cnt : unsigned(7 downto 0) := (others => '0'); 42 begin 43</pre>	
✓ SYNTHESIS	44 bulse <= 'l' when cnt <unsigned(code) '0';<="" else="" th=""><th>· · · · · · · · · · · · · · · · · · ·</th></unsigned(code)>	· · · · · · · · · · · · · · · · · · ·
Run Synthesis		
> Open Synthesized Design	Tcl Console Messages Log Reports Design Runs ×	? _ 🗆 🗹
9.	Q, 素 ♦ I4 ≪ ▶ ≫ + %	
✓ IMPLEMENTATION	Name Constraints Status WNS TNS WHS THS	AS WBSS TPWS Total Power Failed Routes Methodology RQA Score QoR Suggestions LUT FF BRAM URAM
Run Implementation	✓ ✓ synth_1 constrs_1 synth_design Complete!	12 8 0 0
	impl_1 constrs_1 Not started	

Open Implemented Design

Blokovni načrt s procesorjem

Flow Navigator 😤 🌲 ? 🔔	BLOCK DESIGN - design_1 *	
 PROJECT MANAGER Settings 	Sources Desig × Signals ? _ 🗆 🖆	Diagram
Add Sources	Q X X X ♦	$ \bigcirc \bigcirc$
Language Templates		
₽ IP Catalog		Search: Q- zy (1 match)
✓ IP INTEGRATOR		ZYNQ7 Processing System
Create Block Design		
Open Block Design		in is empty Press the + button to add IP
Generate Block Design	Properties ? _ □ Ľ ×	
✓ SIMULATION	$\leftarrow \Rightarrow \diamondsuit$	
Run Simulation	Select an object to see properties	
✓ RTL ANALYSIS	Generic an object to see properties	
Run Linter		

Blokovni načrt s procesorjem



Nastavi Zynq7

	sets i Feodation Stimport XPS Settings	5	
Page Navigator —	PS-PL Configuration		Summary
Zynq Block Design	← Q <u>×</u> ≑		
PS-PL Configuration	Search: Q-		
Peripheral I/O Pins	Name	Select	Description
	> General		
MIO Configuration	 AXI Non Secure Enablement 	0 🗸	Enable AXI Non Secure Transaction
Clock Configuration	✓ GP Master AXI Interface		
	> M AXI GP0 interface		Enables General purpose AXI master interface 0
DDR Configuration	> M AXI GP1 interface		Enables General purpose AXI master interface 1
SMC Timing Calculation	> GP Slave AXI Interface		
	> HP Slave AXI Interface		
Interrupts	> ACP Slave AXI Interface		
	> DMA Controller		
	> PS-PL Cross Trigger interface		Enables PL cross trigger signals to PS and vice-versa

Dodaj vmesnik GPIO z 8-bitnim izhodom



Zynq in GPIO



Dodajaj VHDL komponento



Ročno poveži



Dodaj priključek



priključek pulse_0 preimenuj v LED_G



Pretvori blokovni načrt v HDL

BLOCK DESIGN - design_1





Nastavitve priključkov



Prevajanje: sinteza, implementacija







WNS TNS WHS THS WBSS

Rezultat

Project Summary × Device × constraints.xdc × Overview | Dashboard Synthesis Status: Complete Messages: 1 critical warning 🕛 354 warnings synth_1 Active run: Part: xc7z007sclg225-1 Strategy: Vivado Synthesis Defaults Vivado Synthesis Default Reports Report Strategy: Incremental synthesis: Automatically selected checkpoint

DRC Violations

No DRC violations were found.

Implemented DRC Report



